Pith

open record

sign in
Browse

arxiv: 2503.14126 · v1 · pith:WSL7GEIM · submitted 2025-03-18 · cs.ET

Hardware Implementation of Ring Oscillator Networks Coupled by BEOL Integrated ReRAM for Associative Memory Tasks

Reviewed by Pith T0 review T1 audit T2 compute T3 formal T4 reserved pith:WSL7GEIMrecord.jsonopen to challenge →

classification cs.ET
keywords reramintegratedarraycouplingarchitecturebeolchipelements
0
0 comments X
read the original abstract

We demonstrate the first hardware implementation of an oscillatory neural network (ONN) utilizing resistive memory (ReRAM) for coupling elements. A ReRAM crossbar array chip, integrated into the Back End of Line (BEOL) of CMOS technology, is leveraged to establish dense coupling elements between oscillator neurons, allowing phase-encoded analog information to be processed in-memory. We also realize an ONN architecture design with the coupling ReRAM array. To validate the architecture experimentally, we present a conductive metal oxide (CMO)/HfOx ReRAM array chip integrated with a 2-by-2 ring oscillator-based network. The system successfully retrieves patterns through correct binary phase locking. This proof of concept underscores the potential of ReRAM technology for large-scale, integrated ONNs.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.