pith. machine review for the scientific record. sign in

arxiv: 1608.03355 · v2 · submitted 2016-08-11 · 🪐 quant-ph · cs.ET· cs.PL

Recognition: unknown

A Practical Quantum Instruction Set Architecture

Authors on Pith no claims yet
classification 🪐 quant-ph cs.ETcs.PL
keywords quantummachinealgorithmsarchitectureclassicalinstructionabstractcalled
0
0 comments X
read the original abstract

We introduce an abstract machine architecture for classical/quantum computations---including compilation---along with a quantum instruction language called Quil for explicitly writing these computations. With this formalism, we discuss concrete implementations of the machine and non-trivial algorithms targeting them. The introduction of this machine dovetails with ongoing development of quantum computing technology, and makes possible portable descriptions of recent classical/quantum algorithms.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 3 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Coherent-State Propagation: A Computational Framework for Simulating Bosonic Quantum Systems

    quant-ph 2026-04 unverdicted novelty 8.0

    Coherent-state propagation enables quasi-polynomial classical simulation of bosonic circuits with logarithmically many Kerr gates at exponentially small trace-distance error, with polynomial runtime in the weak-nonlin...

  2. PennyLane: Automatic differentiation of hybrid quantum-classical computations

    quant-ph 2018-11 accept novelty 6.0

    PennyLane is a software library extending automatic differentiation to hybrid quantum-classical systems for variational quantum algorithms.

  3. Large-Scale Quantum Circuit Simulation on HPC Cluster via Cache Blocking, Boosting, and Gate Fusion Optimization

    quant-ph 2026-04 unverdicted novelty 3.0

    New merge booster and diagonal detector components, combined with cache blocking and gate fusion, deliver up to 160x speedup on circuit benchmarks and 34x on diagonal-heavy gates versus prior simulators.