pith. sign in

arxiv: 2606.13844 · v2 · pith:253567QRnew · submitted 2026-06-11 · 💻 cs.AR

Ramulator 2.1: A Composable Memory System Simulator for Modern DRAM Systems

Haocong Luo , F. Nisa Bostanc{\i} , Ataberk Olgun , Maria Makeenkova , Ziad Malik , Ipek Akdeniz , Onur Mutlu This is my paper

Pith reviewed 2026-06-27 04:53 UTC · model grok-4.3

classification 💻 cs.AR
keywords RamulatorDRAM simulatormemory controllerHBM3LPDDR5Python interfacesimulation validationcommand trace visualizer
0
0 comments X

The pith

Ramulator 2.1 upgrades the memory simulator with support for recent DRAM standards, a Python modeling interface, and expanded validation tools.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The paper describes Ramulator 2.1 as a major update to the earlier version that adds coverage for modern DRAM types including HBM3, LPDDR5, and GDDR7 along with their controllers. It introduces a Python interface backed by automatic code generation so that high-level specifications replace much of the low-level C++ work. The update also supplies detailed tests that check individual timing rules and overall performance curves plus a command trace visualizer. These pieces together aim to let users build and check memory-system models more quickly and with greater confidence in the results.

Core claim

Ramulator 2.1 improves the simulator by extending it to handle advanced features in recent DRAM standards, replacing direct C++ editing with a Python-based specification layer that automatically generates the necessary code, and adding both fine-grained timing checks and system-level latency-throughput validation along with a visualizer for command traces.

What carries the argument

The Python-based modeling and configuration interface with its two-way code-generation framework, which hides low-level details and supplies Python proxies for all simulator components.

If this is right

  • Users can write high-level Python descriptions to create new DRAM variants without editing C++ code.
  • Automated design-space exploration becomes feasible through the generated Python proxies.
  • Simulation trustworthiness increases because both individual timing rules and full-system performance curves are checked systematically.
  • The included command trace visualizer supports direct inspection of scheduling behavior during debugging.
  • The simulator remains open-source and under active development for continued community contributions.

Where Pith is reading between the lines

These are editorial extensions of the paper, not claims the author makes directly.

  • The same code-generation approach could shorten the time needed to add support for future memory technologies beyond those listed.
  • Researchers studying memory-controller scheduling might use the validation infrastructure as a template for their own test suites.
  • Integration with external Python analysis libraries could become straightforward because the interface already exposes all components as proxies.

Load-bearing premise

The newly added DRAM features, Python interface, and validation infrastructure have been implemented correctly and deliver the stated gains in coverage and usability.

What would settle it

Running the supplied fine-grained timing tests on a supported standard such as LPDDR5 and finding violations of documented DRAM constraints would show that the added support does not match the claimed accuracy.

Figures

Figures reproduced from arXiv: 2606.13844 by Ataberk Olgun, F. Nisa Bostanc{\i}, Haocong Luo, Ipek Akdeniz, Maria Makeenkova, Onur Mutlu, Ziad Malik.

Figure 1
Figure 1. Figure 1: Latency–throughput curves across the DRAM standards modeled in Ramulator 2.1. [PITH_FULL_IMAGE:figures/full_fig_p004_1.png] view at source ↗
Figure 2
Figure 2. Figure 2: Ramulator 2.1’s DRAM command trace visualizer: (a) [PITH_FULL_IMAGE:figures/full_fig_p004_2.png] view at source ↗
read the original abstract

Ramulator 2.1 is a major overhaul of Ramulator 2.0 that substantially improves the simulator in three directions: 1) support of modern and emerging DRAM and memory-controller features, 2) better usability and extensibility of the simulator, and 3) more comprehensive tests and validation workflows. Ramulator 2.1 adds support for advanced features in recent and emerging DRAM standards and memory controllers, including HBM3/4, LPDDR5/6, and GDDR7. To improve usability and extensibility, Ramulator 2.1 introduces a Python-based modeling and configuration interface backed by a two-way code-generation framework that 1) hides low-level C++ code behind high-level DRAM specifications written in Python, and 2) automatically creates Python proxies for all components of the simulator. Doing so enables users to rapidly create variants of DRAM standards and automate design-space-exploration workflows. To improve trustworthiness in simulation results, Ramulator 2.1 provides a comprehensive testing and validation infrastructure that covers both 1) fine-grained validation of specific DRAM timing constraints and memory-controller scheduling behavior, and 2) system-level performance evaluation using latency-throughput curves. To aid performance analysis and debugging, Ramulator 2.1 also includes an easy-to-use and high-performance DRAM command trace visualizer. Ramulator 2.1 is open-source on GitHub and under active development.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Referee Report

0 major / 2 minor

Summary. The manuscript describes Ramulator 2.1 as a major overhaul of Ramulator 2.0. It claims three improvements: (1) support for modern and emerging DRAM standards and memory-controller features including HBM3/4, LPDDR5/6, and GDDR7; (2) a Python-based modeling and configuration interface backed by a two-way code-generation framework that hides low-level C++ details and creates Python proxies for components; (3) a comprehensive testing and validation infrastructure covering fine-grained DRAM timing constraints, memory-controller scheduling, system-level latency-throughput curves, plus a command trace visualizer. The simulator is released as open-source software on GitHub under active development.

Significance. If the implemented features match the description, Ramulator 2.1 would provide a valuable, up-to-date open-source tool for the computer-architecture community. The Python interface and code-generation framework address usability barriers in prior simulators, while the validation workflows and trace visualizer directly target trustworthiness and debugging needs. The open-source release itself supplies the primary evidence for the claimed additions and supports reproducibility.

minor comments (2)
  1. [Abstract] Abstract: the statement that the Python interface 'enables users to rapidly create variants of DRAM standards' would be clearer with a one-sentence concrete illustration of a Python specification fragment and the generated C++ output.
  2. [Validation workflows section] Validation workflows section: the claim of 'comprehensive' coverage of timing constraints would benefit from an explicit list or table of the new constraints validated for HBM3/4 and LPDDR5/6 rather than a general description.

Simulated Author's Rebuttal

0 responses · 0 unresolved

We thank the referee for their thorough review and positive recommendation to accept the manuscript. We are pleased that the described improvements to Ramulator 2.1, including support for modern DRAM standards, the Python interface, and validation infrastructure, are viewed as valuable contributions to the computer-architecture community.

Circularity Check

0 steps flagged

No significant circularity

full rationale

The paper is a descriptive tool-release manuscript detailing additions to an open-source DRAM simulator (new DRAM standards support, Python interface with code generation, validation infrastructure, and trace visualizer). It contains no equations, derivations, predictions, fitted parameters, or modeling assumptions that could reduce to self-definition or self-citation. All central claims are externally verifiable via the linked GitHub release and do not rely on internal quantitative results or uniqueness theorems. This is the normal case of a self-contained descriptive paper with no load-bearing circular steps.

Axiom & Free-Parameter Ledger

0 free parameters · 0 axioms · 0 invented entities

This is a software tool release paper with no mathematical derivations, fitted parameters, background axioms, or postulated physical entities.

pith-pipeline@v0.9.1-grok · 5817 in / 1081 out tokens · 57001 ms · 2026-06-27T04:53:55.589668+00:00 · methodology

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Reference graph

Works this paper leans on

103 extracted references · 6 canonical work pages · 1 internal anchor

  1. [1]

    Ramulator 2 — GitHub Repository,

    SAFARI Research Group, “Ramulator 2 — GitHub Repository, ” 2023. [Online]. Available: https://github.com/CMU-SAFARI/ramulator2

    2023

  2. [2]

    Ramulator: A Fast and Extensible DRAM Simulator,

    Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A Fast and Extensible DRAM Simulator, ” CAL, 2016

    2016

  3. [3]

    Ramulator — GitHub Repository,

    SAFARI Research Group, “Ramulator — GitHub Repository, ” 2016. [Online]. Available: https://github.com/CMU-SAFARI/ramulator

    2016

  4. [4]

    Ramu- lator 2.0: A Modern, Modular, and Extensible DRAM Simulator,

    H. Luo, Y. C. Tuğrul, F. N. Bostancı, A. Olgun, A. G. Yağlıkçı, and O. Mutlu, “Ramu- lator 2.0: A Modern, Modular, and Extensible DRAM Simulator, ”CAL, 2023

    2023

  5. [5]

    Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0,

    F. N. Bostancı, H. Luo, A. Olgun, M. Makeenkova, G. F. Oliveira, A. G. Yağlıkçı, and O. Mutlu, “Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0, ” inISPASS, 2026

    2026

  6. [6]

    Field-Effect Transistor Memory,

    R. H. Dennard, “Field-Effect Transistor Memory, ” 1968, U.S. Patent 3,387,286

    1968

  7. [7]

    High Bandwidth Memory DRAM (HBM3),

    JEDEC Solid State Technology Association, “High Bandwidth Memory DRAM (HBM3), ” JEDEC, JEDEC Standard JESD238, 2022

    2022

  8. [8]

    High Bandwidth Memory (HBM4) DRAM,

    JEDEC Solid State Technology Association, “High Bandwidth Memory (HBM4) DRAM, ” JEDEC, JEDEC Standard JESD270-4, 2025

    2025

  9. [9]

    Graphics Double Data Rate (GDDR7) SGRAM,

    JEDEC Solid State Technology Association, “Graphics Double Data Rate (GDDR7) SGRAM, ” JEDEC, JEDEC Standard JESD239, 2024

    2024

  10. [10]

    Low Power Double Data Rate (LPDDR) 5/5X,

    JEDEC Solid State Technology Association, “Low Power Double Data Rate (LPDDR) 5/5X, ” JEDEC, JEDEC Standard JESD209-5, 2019

    2019

  11. [11]

    Low Power Double Data Rate (LPDDR) 6,

    JEDEC Solid State Technology Association, “Low Power Double Data Rate (LPDDR) 6, ” JEDEC, JEDEC Standard JESD209-6, 2025

    2025

  12. [12]

    Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior,

    Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter, “Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, ” inMICRO, 2010

    2010

  13. [13]

    Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems,

    O. Mutlu and T. Moscibroda, “Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, ” inISCA, 2008

    2008

  14. [14]

    ATLAS: A Scalable and High- Performance Scheduling Algorithm for Multiple Memory Controllers,

    Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, “ATLAS: A Scalable and High- Performance Scheduling Algorithm for Multiple Memory Controllers, ” inHPCA, 2010

    2010

  15. [15]

    Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors,

    O. Mutlu and T. Moscibroda, “Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, ” inMICRO, 2007

    2007

  16. [16]

    Fast Bulk Bitwise AND and OR in DRAM,

    V. Seshadri, K. Hsieh, A. Boroumand, D. Lee, M. A. Kozuch, O. Mutlu, P. B. Gibbons, and T. C. Mowry, “Fast Bulk Bitwise AND and OR in DRAM, ”CAL, 2015

    2015

  17. [17]

    Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology,

    V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, and T. C. Mowry, “Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology, ” inMICRO, 2017

    2017

  18. [18]

    SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM,

    N. Hajinazar, G. F. Oliveira, S. Gregorio, J. D. Ferreira, N. M. Ghiasi, M. Patel, M. Alser, S. Ghose, J. Gómez-Luna, and O. Mutlu, “SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM, ” inASPLOS, 2021

    2021

  19. [19]

    Simultaneous Many- Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis,

    I. E. Yuksel, Y. C. Tugrul, F. N. Bostanci, G. F. de Oliveira, A. G. Yaglikci, A. Olgun, M. Soysal, H. Luo, J. G. Luna, M. Sadrosadati, and O. Mutlu, “Simultaneous Many- Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis, ” inDSN, 2024

    2024

  20. [20]

    MIMDRAM: An End-to-End Processing-Using-DRAM System for High- Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing,

    G. F. Oliveira, A. Olgun, A. G. Yaglikçi, F. N. Bostanci, J. Gómez-Luna, S. Ghose, and O. Mutlu, “MIMDRAM: An End-to-End Processing-Using-DRAM System for High- Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing, ” inHPCA, 2024

    2024

  21. [21]

    Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis,

    I. E. Yuksel, Y. C. Tugrul, A. Olgun, F. N. Bostanci, A. G. Yaglikci, G. F. de Oliveira, H. Luo, J. G. Luna, M. Sadrosadati, and O. Mutlu, “Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis, ” inHPCA, 2024

    2024

  22. [22]

    Memory-Centric Computing: Recent Advances in Processing-in-DRAM,

    O. Mutlu, A. Olgun, G. F. Oliveira, and I. E. Yuksel, “Memory-Centric Computing: Recent Advances in Processing-in-DRAM, ” inIEDM, 2024

    2024

  23. [23]

    PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,

    A. Olgun, J. G. Luna, K. Kanellopoulos, B. Salami, H. Hassan, O. Ergin, and O. Mutlu, “PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM, ” TACO, 2022

    2022

  24. [24]

    Proteus: Achieving High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic,

    G. F. de Oliveira Junior, M. Kabra, Y. Guo, K. Chen, A. G. Yaglikci, M. Soysal, M. Sadrosadati, J. Olivares Bueno, S. Ghose, J. Gómez-Luna, and O. Mutlu, “Proteus: Achieving High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic, ” inICS, 2025

    2025

  25. [25]

    The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency–Reliability Tradeoff in Modern Commodity DRAM Devices,

    J. S. Kim, M. Patel, H. Hassan, and O. Mutlu, “The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency–Reliability Tradeoff in Modern Commodity DRAM Devices, ” inHPCA, 2018

    2018

  26. [26]

    D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput,

    J. S. Kim, M. Patel, H. Hassan, L. Orosa, and O. Mutlu, “D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput, ” inHPCA, 2019

    2019

  27. [27]

    QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips,

    A. Olgun, M. Patel, A. G. Yağlıkçı, H. Luo, J. S. Kim, N. Bostanci, N. Vijaykumar, O. Ergin, and O. Mutlu, “QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips, ” inISCA, 2021

    2021

  28. [28]

    ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs,

    F. Gao, G. Tziantzioulis, and D. Wentzlaff, “ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs, ” inMICRO, 2019

    2019

  29. [29]

    RowClone: Fast and Energy- Efficient In-DRAM Bulk Data Copy and Initialization,

    V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko, Y. Luo, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. Mowry, “RowClone: Fast and Energy- Efficient In-DRAM Bulk Data Copy and Initialization, ” inMICRO, 2013

    2013

  30. [30]

    In-DRAM Signature Generation Using Simul- taneous Multiple-Row Activation: An Experimental Study of Off-The-Shelf DRAM Chips,

    U. Baser, I. E. Yuksel, F. N. Bostanci, K. Sgouras, A. Olgun, E. H. Demirli, Z. Yue, H. Songara, O. Ergin, and O. Mutlu, “In-DRAM Signature Generation Using Simul- taneous Multiple-Row Activation: An Experimental Study of Off-The-Shelf DRAM Chips, ” DSN Disrupt, 2026

    2026

  31. [31]

    In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips,

    I. E. Yuksel, A. Olgun, N. Bostancı, O. Canpolat, G. F. Oliveira, M. Sadrosadati, A. G. Yağlıkçı, and O. Mutlu, “In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips, ” inICCD, 2025

    2025

  32. [32]

    Clutch: High Performance Vector-Scalar Comparison using DRAM via Chunked Temporal Coding,

    D. Tokuda, T. Kubo, I. E. Yuksel, A. Olgun, H. Luo, T. Nagatani, G. F. Oliveira, A. G. Yaglikci, M. Sadrosadati, O. Mutlu, and S. Takamaeda-Yamazaki, “Clutch: High Performance Vector-Scalar Comparison using DRAM via Chunked Temporal Coding, ” inICS, 2026

    2026

  33. [33]

    PuDGhost: Experimental Analysis of Computation Result Corruption in Processing-using-DRAM Operations on Real DRAM Chips and Implications for Future Systems,

    D. Tokuda, I. E. Yuksel, T. Kubo, A. Olgun, H. Luo, N. Bostanci, J. Wang, A. G. Yaglikci, S. Takamaeda-Yamazaki, and O. Mutlu, “PuDGhost: Experimental Analysis of Computation Result Corruption in Processing-using-DRAM Operations on Real DRAM Chips and Implications for Future Systems, ” inISCA, 2026

    2026

  34. [34]

    Bulk Bitwise Accumulation in Commercial DRAM,

    T. Kubo, M. Usui, T. Nagatani, D. Tokuda, L. Qu, T. Cao, and S. Takamaeda-Yamazaki, “Bulk Bitwise Accumulation in Commercial DRAM, ” inMLNCP, 2024

    2024

  35. [35]

    In-DRAM Bulk Bitwise Execution Engine.arXiv preprint arXiv:1905.09822, 2019

    V. Seshadri and O. Mutlu, “In-DRAM Bulk Bitwise Execution Engine, ” 2020. [Online]. Available: https://arxiv.org/abs/1905.09822

    work page arXiv 2020

  36. [36]

    DrAcc: A DRAM Based Accelerator for Accurate CNN Inference,

    Q. Deng, L. Jiang, Y. Zhang, M. Zhang, and J. Yang, “DrAcc: A DRAM Based Accelerator for Accurate CNN Inference, ” inDAC, 2018

    2018

  37. [37]

    ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM,

    X. Xin, Y. Zhang, and J. Yang, “ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM, ” inHPCA, 2020

    2020

  38. [38]

    A Processing-using-Memory Architecture for Commodity DRAM Devices with Enhanced Compatibility and Reliability,

    H. Shin, R. Park, and J. W. Lee, “A Processing-using-Memory Architecture for Commodity DRAM Devices with Enhanced Compatibility and Reliability, ” inICCAD, 2024

    2024

  39. [39]

    DARTH-PUM: A Hybrid Processing-Using- Memory Architecture,

    R. Wong, B. Feinberg, and S. Ghose, “DARTH-PUM: A Hybrid Processing-Using- Memory Architecture, ” inASPLOS, 2026

    2026

  40. [40]

    RACER: Bit-Pipelined Processing Using Resistive Memory,

    M. S. Q. Truong, E. Chen, D. Su, L. Shen, A. Glass, L. R. Carley, J. A. Bain, and S. Ghose, “RACER: Bit-Pipelined Processing Using Resistive Memory, ” inMICRO, 2021

    2021

  41. [41]

    The Memory Processing Unit: A Generalized Interface for End-to-End In-Memory Execution,

    M. S. Q. Truong, Y. Sun, D. Xiong, A. Shah, A. Glass, A. Farrell, J. A. Bain, L. R. Carley, and S. Ghose, “The Memory Processing Unit: A Generalized Interface for End-to-End In-Memory Execution, ” inHPCA, 2026

    2026

  42. [42]

    FracDRAM: Fractional Values in Off-the- Shelf DRAM,

    F. Gao, G. Tziantzioulis, and D. Wentzlaff, “FracDRAM: Fractional Values in Off-the- Shelf DRAM, ” inMICRO, 2022

    2022

  43. [43]

    PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips,

    I. E. Yuksel, A. Sood, A. Olgun, O. Canpolat, H. Luo, N. Bostanci, M. Sadrosadati, A. G. Yaglikci, and O. Mutlu, “PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips, ” inISCA, 2025

    2025

  44. [44]

    Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product,

    S. Lee, S.-h. Kang, J. Lee, H. Kim, E. Lee, S. Seo, H. Yoon, S. Lee, K. Lim, H. Shin, J. Kim, O. Seongil, A. Iyer, D. Wang, K. Sohn, and N. S. Kim, “Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product, ” inISCA, 2021

    2021

  45. [45]

    Newton: A DRAM-maker’s Accelerator-in-Memory (AiM) Architecture for Machine Learning,

    M. He, C. Song, I. Kim, C. Jeong, S. Kim, I. Park, M. Thottethodi, and T. N. Vijaykumar, “Newton: A DRAM-maker’s Accelerator-in-Memory (AiM) Architecture for Machine Learning, ” inMICRO, 2020

    2020

  46. [46]

    System Architecture and Software Stack for GDDR6-AiM,

    Y. Kwon, K. Vladimir, N. Kim, W. Shin, J. Won, M. Lee, H. Joo, H. Choi, G. Kim, B. An, J. Kim, J. Lee, I. Kim, J. Park, C. Park, Y. Song, B. Yang, H. Lee, S. Kim, D. Kwon, S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, K. Kang, J. Kim, J. Jeon, M. Lee, M. Shin, M. Shin, J. Cha, C. Jung, K. Chang, C. Jeong, E. Lim, I. Park, and J. Chun,...

    2022

  47. [47]

    A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in- Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications,

    S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, K. Kang, J. Kim, J. Jeon, N. Kim, Y. Kwon, K. Vladimir, W. Shin, J. Won, M. Lee, H. Joo, H. Choi, J. Lee, D. Ko, Y. Jun, K. Cho, I. Kim, C. Song, C. Jeong, D. Kwon, J. Jang, I. Park, J. Chun, and J. Cho, “A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in- Memory supporting 1TFLOPS MA...

    2022

  48. [48]

    NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules,

    A. Farmahini-Farahani, J. H. Ahn, K. Morrow, and N. S. Kim, “NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules, ” inHPCA, 2015

    2015

  49. [49]

    A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing,

    J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi, “A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing, ” inISCA, 2015

    2015

  50. [50]

    PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,

    J. Ahn, S. Yoo, O. Mutlu, and K. Choi, “PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture, ” inISCA, 2015

    2015

  51. [51]

    GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks,

    L. Nai, R. Hadidi, J. Sim, H. Kim, P. Kumar, and H. Kim, “GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks, ” inHPCA, 2017. 5

    2017

  52. [52]

    Chameleon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems,

    H. Asghari-Moghaddam, Y. H. Son, J. H. Ahn, and N. S. Kim, “Chameleon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems, ” inMICRO, 2016

    2016

  53. [53]

    Design and Evaluation of a Processing- in-Memory Architecture for the Smart Memory Cube,

    E. Azarkhish, D. Rossi, I. Loi, and L. Benini, “Design and Evaluation of a Processing- in-Memory Architecture for the Smart Memory Cube, ” inARCS, 2016

    2016

  54. [54]

    Google Workloads for Con- sumer Devices: Mitigating Data Movement Bottlenecks,

    A. Boroumand, S. Ghose, Y. Kim, R. Ausavarungnirun, E. Shiu, R. Thakur, D. Kim, A. Kuusela, A. Knies, P. Ranganathan, and O. Mutlu, “Google Workloads for Con- sumer Devices: Mitigating Data Movement Bottlenecks, ” inASPLOS, 2018

    2018

  55. [55]

    McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM,

    H. Shin, D. Kim, E. Park, S. Park, Y. Park, and S. Yoo, “McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM, ”TCAD, 2018

    2018

  56. [56]

    TOP-PIM: Throughput-Oriented Programmable Processing in Memory,

    D. Zhang, N. Jayasena, A. Lyashevsky, J. L. Greathouse, L. Xu, and M. Ignatowski, “TOP-PIM: Throughput-Oriented Programmable Processing in Memory, ” inHPDC, 2014

    2014

  57. [57]

    Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,

    A. Boroumand, S. Ghose, B. Akin, R. Narayanaswami, G. F. Oliveira, X. Ma, E. Shiu, and O. Mutlu, “Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks, ” inPACT, 2021

    2021

  58. [58]

    PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing System,

    Y. He, H. Mao, C. Giannoula, M. Sadrosadati, J. Gómez-Luna, H. Li, X. Li, Y. Wang, and O. Mutlu, “PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing System, ” inASPLOS, 2025

    2025

  59. [59]

    PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference,

    Y. Gu, A. Khadem, S. Umesh, N. Liang, X. Servot, O. Mutlu, R. Iyer, and R. Das, “PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference, ” inASPLOS, 2025

    2025

  60. [60]

    AttAcc! Unleashing the Power of PIM for Batched Transformer-based Generative Model Inference,

    J. Park, J. Choi, K. Kyung, M. J. Kim, Y. Kwon, N. S. Kim, and J. H. Ahn, “AttAcc! Unleashing the Power of PIM for Batched Transformer-based Generative Model Inference, ” inASPLOS, 2024

    2024

  61. [61]

    McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge,

    S. Cho, H. Choi, E. Park, H. Shin, and S. Yoo, “McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge, ”IEEE Access, 2020

    2020

  62. [62]

    DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,

    G. F. Oliveira, J. Gómez-Luna, L. Orosa, S. Ghose, N. Vijaykumar, I. Fernandez, M. Sadrosadati, and O. Mutlu, “DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks, ”IEEE Access, 2021

    2021

  63. [63]

    Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System,

    J. Gómez-Luna, I. E. Hajj, I. Fernandez, C. Giannoula, G. F. Oliveira, and O. Mutlu, “Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System, ”IEEE Access, 2022

    2022

  64. [64]

    The True Processing In Memory Accelerator,

    F. Devaux, “The True Processing In Memory Accelerator, ” inHot Chips, 2019

    2019

  65. [65]

    BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows,

    A. G. Yağlıkçı, M. Patel, J. S. Kim, R. Azizibarzoki, A. Olgun, L. Orosa, H. Hassan, J. Park, K. Kanellopoullos, T. Shahroodi, S. Ghose, and O. Mutlu, “BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows, ” inHPCA, 2021

    2021

  66. [66]

    DDR5 SDRAM Standard,

    JEDEC Solid State Technology Association, “DDR5 SDRAM Standard, ” JEDEC, JEDEC Standard JESD79-5C, 2024

    2024

  67. [67]

    Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance,

    O. Canpolat, A. G. Yaglikci, G. F. Oliveira, A. Olgun, N. Bostanci, I. E. Yuksel, H. Luo, O. Ergin, and O. Mutlu, “Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance, ” inHPCA, 2025

    2025

  68. [68]

    Under- standing the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance,

    O. Canpolat, A. G. Yaglikci, G. F. Oliveira, A. Olgun, O. Ergin, and O. Mutlu, “Under- standing the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance, ” inDRAMSec, 2024

    2024

  69. [69]

    BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling,

    L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling, ”TPDS, 2016

    2016

  70. [70]

    The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,

    L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost, ” in ICCD, 2014

    2014

  71. [71]

    DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators,

    H. Usui, L. Subramanian, K. K.-W. Chang, and O. Mutlu, “DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators, ”TACO, 2016

    2016

  72. [72]

    Staged Memory Scheduling: Achieving High Performance and Scalability in Het- erogeneous Systems,

    R. Ausavarungnirun, K. K.-W. Chang, L. Subramanian, G. H. Loh, and O. Mutlu, “Staged Memory Scheduling: Achieving High Performance and Scalability in Het- erogeneous Systems, ” inISCA, 2012

    2012

  73. [73]

    A Case for Exploiting Subarray- Level Parallelism (SALP) in DRAM,

    Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, “A Case for Exploiting Subarray- Level Parallelism (SALP) in DRAM, ” inISCA, 2012

    2012

  74. [74]

    HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips,

    A. G. Yağlıkçı, A. Olgun, M. Patel, H. Luo, H. Hassan, L. Orosa, O. Ergin, and O. Mutlu, “HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips, ” inMICRO, 2022

    2022

  75. [75]

    Improving DRAM Performance by Parallelizing Refreshes with Accesses,

    K. K.-W. Chang, D. Lee, Z. Chishti, A. R. Alameldeen, C. Wilkerson, Y. Kim, and O. Mutlu, “Improving DRAM Performance by Parallelizing Refreshes with Accesses, ” inHPCA, 2014

    2014

  76. [76]

    The gem5 simulator,

    N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The gem5 simulator, ”ACM SIGARCH Computer Architecture News, 2011

    2011

  77. [77]

    The gem5 Simulator: Version 20.0+,

    J. Lowe-Power, A. M. Ahmad, A. Akram, M. Alian, R. Amslinger, M. Andreozzi, A. Armejach, N. Asmussen, B. Beckmann, S. Bharadwaj, G. Black, G. Bloom, B. R. Bruce, D. R. Carvalho, J. Castrillon, L. Chen, N. Derumigny, S. Diestelhorst, W. Elsasser, C. Escuin, M. Fariborz, A. Farmahini-Farahani, P. Fotouhi, R. Gambord, J. Gandhi, D. Gope, T. Grass, A. Gutierr...

    work page arXiv 2020

  78. [78]

    Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors,

    Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, “Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors, ” inISCA, 2014

    2014

  79. [79]

    pytest 9.0.2,

    H. Krekel, B. Oliveira, R. Pfannschmidt, F. Bruynooghe, B. Laugher, and F. Bruhin, “pytest 9.0.2, ” 2025. [Online]. Available: https://github.com/pytest-dev/pytest

    2025

  80. [80]

    The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser,

    O. Mutlu, “The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser, ” inDATE, 2017

    2017

Showing first 80 references.