pith. sign in

arxiv: 2408.14437 · v1 · pith:7L742RETnew · submitted 2024-08-26 · 💻 cs.AR · cs.AI

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview

classification 💻 cs.AR cs.AI
keywords hardwareco-designneuralsnnssparsesparsityefficiencyhardware-software
0
0 comments X
read the original abstract

Spiking Neural Networks (SNNs) are inspired by the sparse and event-driven nature of biological neural processing, and offer the potential for ultra-low-power artificial intelligence. However, realizing their efficiency benefits requires specialized hardware and a co-design approach that effectively leverages sparsity. We explore the hardware-software co-design of sparse SNNs, examining how sparsity representation, hardware architectures, and training techniques influence hardware efficiency. We analyze the impact of static and dynamic sparsity, discuss the implications of different neuron models and encoding schemes, and investigate the need for adaptability in hardware designs. Our work aims to illuminate the path towards embedded neuromorphic systems that fully exploit the computational advantages of sparse SNNs.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.