Pith. sign in

REVIEW 3 cited by

Circuit decompositions and scheduling for neutral atom devices with limited local addressability

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2307.14996 v2 pith:KMGKGXPS submitted 2023-07-27 quant-ph cs.ARcs.ET

classification quant-phcs.ARcs.ET
keywords circuitgateatomglobalneutralcompilerworkcosts
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Despite major ongoing advancements in neutral atom hardware technology, there remains limited work in systems-level software tailored to overcoming the challenges of neutral atom quantum computers. In particular, most current neutral atom architectures do not natively support local addressing of single-qubit rotations about an axis in the xy-plane of the Bloch sphere. Instead, these are executed via global beams applied simultaneously to all qubits. While previous neutral atom experimental work has used straightforward synthesis methods to convert short sequences of operations into this native gate set, these methods cannot be incorporated into a systems-level framework nor applied to entire circuits without imposing impractical amounts of serialization. Without sufficient compiler optimizations, decompositions involving global gates will significantly increase circuit depth, gate count, and accumulation of errors. No prior compiler work has addressed this, and adapting existing compilers to solve this problem is nontrivial. In this paper, we present an optimized compiler pipeline that translates an input circuit from an arbitrary gate set into a realistic neutral atom native gate set containing global gates. We focus on decomposition and scheduling passes that minimize the final circuit's global gate count and total global rotation amount. As we show, these costs contribute the most to the circuit's duration and overall error, relative to costs incurred by other gate types. Compared to the unoptimized version of our compiler pipeline, minimizing global gate costs gives up to 4.77x speedup in circuit duration. Compared to the closest prior existing work, we achieve up to 53.8x speedup. For large circuits, we observe a few orders of magnitude improvement in circuit fidelities.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 3 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. PowerMove: Optimizing Compilation for Neutral Atom Quantum Computers with Zoned Architecture

    quant-ph 2024-11 reject novelty 6.0 of 10

    PowerMove claims order-of-magnitude fidelity improvements on neutral atom quantum computers by using continuous qubit routing and a storage zone.

  2. Optimal State Preparation for Logical Arrays on Zoned Neutral Atom Quantum Computers

    quant-ph 2024-11 conditional novelty 5.0 of 10

    An SMT-based scheduler generates optimal state-preparation schedules for logical arrays on zoned neutral atom hardware, and shielding idle qubits in storage zones improves estimated fidelity.

  3. Quantum Compiler Design for Qubit Mapping and Routing: A Cross-Architectural Survey of Superconducting, Trapped-Ion, and Neutral Atom Systems

    quant-ph 2025-05 conditional novelty 4.0 of 10

    A cross-architectural survey that categorizes qubit mapping and routing compilers for superconducting, trapped-ion, and neutral atom quantum hardware.

Pith tools