Information Flow Coverage Metrics for Hardware Security Verification
read the original abstract
Security graphs model attacks, defenses, mitigations, and vulnerabilities on computer networks and systems. With proper attributes, they provide security metrics using standard graph algorithms. A hyperflow graph is a register-transfer level (RTL) hardware security graph that facilitates security verification. A hyperflow graph models information flows and is annotated with attributes that allow security metrics to measure flow paths, flow conditions, and flow rates. Hyperflow graphs enable the understanding of hardware vulnerabilities related to confidentiality, integrity, and availability, as shown on the OpenTitan hardware root of trust under several threat models.
This paper has not been read by Pith yet.
Forward citations
Cited by 1 Pith paper
-
LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification
LAsset applies LLMs to extract primary, secondary, and inter-module security assets from SoC and IP designs, reporting up to 93% recall while reducing expert manual effort.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.