The reviewed record of science sign in
Pith

arxiv: 2410.15854 · v1 · pith:KP3PT75V · submitted 2024-10-21 · cs.NE · cs.AR· cs.ET· cs.LG

TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration

Reviewed by Pith T0 review T1 audit T2 compute T3 formal T4 kernel pith:KP3PT75Vrecord.jsonopen to challenge →

classification cs.NE cs.ARcs.ETcs.LG
keywords devicestexelintegrationneuromorphicdevicelearningmaterialscomputation
0
0 comments X
read the original abstract

Recent advances in memory technologies, devices and materials have shown great potential for integration into neuromorphic electronic systems. However, a significant gap remains between the development of these materials and the realization of large-scale, fully functional systems. One key challenge is determining which devices and materials are best suited for specific functions and how they can be paired with CMOS circuitry. To address this, we introduce TEXEL, a mixed-signal neuromorphic architecture designed to explore the integration of on-chip learning circuits and novel two- and three-terminal devices. TEXEL serves as an accessible platform to bridge the gap between CMOS-based neuromorphic computation and the latest advancements in emerging devices. In this paper, we demonstrate the readiness of TEXEL for device integration through comprehensive chip measurements and simulations. TEXEL provides a practical system for testing bio-inspired learning algorithms alongside emerging devices, establishing a tangible link between brain-inspired computation and cutting-edge device research.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. A Multiplication-Free Spike-Time Learning Algorithm and its Efficient FPGA Implementation for On-Chip SNN Training

    cs.NE 2026-04 unverdicted novelty 4.0

    A multiplication-free spike-time learning rule for SNNs achieves 96.5% MNIST and 84.8% Fashion-MNIST accuracy via event-driven FPGA implementation without multiplications or explicit gradients.